# DS92LV090A 9 Channel Bus LVDS Transceiver <br> Check for Samples: DS92LV090A 

## FEATURES

- Bus LVDS Signaling
- 3.2 Nanosecond Propagation Delay Max
- Chip to Chip Skew $\pm 800$ ps
- Low Power CMOS Design
- High Signaling Rate Capability (Above 100 Mbps)
- 0.1 V to 2.3V Common Mode Range for $\mathrm{V}_{\mathrm{ID}}=$ 200 mV
- $\pm 100 \mathrm{mV}$ Receiver Sensitivity
- Supports Open and Terminated Failsafe on Port Pins
- 3.3V Operation
- Glitch Free Power Up/Down (Driver \& Receiver Disabled)
- Light Bus Loading (5 pF Typical) per Bus LVDS Load
- Designed for Double Termination Applications
- Balanced Output Impedance
- Product Offered in 64 Pin LQFP Package
- High Impedance Bus Pins on Power off ( $\mathrm{V}_{\mathrm{cc}}=$ OV)
- Driver Channel to Channel Skew (Same Device) 230ps Typical
- Receiver Channel to Channel Skew (Same Device) 370ps Typical


## DESCRIPTION

The DS92LV090A is one in a series of Bus LVDS transceivers designed specifically for the high speed, low power proprietary backplane or cable interfaces. The device operates from a single 3.3 V power supply and includes nine differential line drivers and nine receivers. To minimize bus loading, the driver outputs and receiver inputs are internally connected. The separate I/O of the logic side allows for loop back support. The device also features a flow through pin out which allows easy PCB routing for short stubs between its pins and the connector.

The driver translates 3V TTL levels (single-ended) to differential Bus LVDS (BLVDS) output levels. This allows for high speed operation, while consuming minimal power with reduced EMI. In addition, the differential signaling provides common mode noise rejection of $\pm 1 \mathrm{~V}$.
The receiver threshold is less than $\pm 100 \mathrm{mV}$ over a $\pm 1 \mathrm{~V}$ common mode range and translates the differential Bus LVDS to standard (TTL/CMOS) levels. (See Applications Information Section for more details.)

## Simplified Functional Diagram



Figure 1.

[^0]
## Connection Diagram



Figure 2. Top View Package Number PM0064

PIN DESCRIPTIONS

| Pin Name | Pin \# | Input/Output | Descriptions |
| :---: | :---: | :---: | :---: |
| DO+/RI+ | $\begin{gathered} 27,31,35,37,41,45, \\ 47,51,55 \end{gathered}$ | I/O | True Bus LVDS Driver Outputs and Receiver Inputs. |
| DO-/RI- | $\begin{gathered} 26,30,34,36,40,44 \\ 46,50,54 \end{gathered}$ | I/O | Complimentary Bus LVDS Driver Outputs and Receiver Inputs. |
| $\mathrm{D}_{\text {IN }}$ | $\begin{gathered} 2,6,12,18,20,22,58, \\ 60,62 \end{gathered}$ | 1 | TTL Driver Input. |
| RO | $\begin{gathered} 3,7,13,19,21,23,59, \\ 61,63 \end{gathered}$ | 0 | TTL Receiver Output. |
| $\overline{\mathrm{RE}}$ | 17 | 1 | Receiver Enable TTL Input (Active Low). |
| DE | 16 | 1 | Driver Enable TTL Input (Active High). |
| GND | 4, 5, 9, 14, 25, 56 | Power | Ground for digital circuitry (must connect to GND on PC board). These pins connected internally. |
| $\mathrm{V}_{\mathrm{Cc}}$ | 10, 15, 24, 57, 64 | Power | $\mathrm{V}_{\mathrm{CC}}$ for digital circuitry (must connect to $\mathrm{V}_{\mathrm{CC}}$ on PC board). These pins connected internally. |
| AGND | 28, 33, 43, 49, 53 | Power | Ground for analog circuitry (must connect to GND on PC board). These pins connected internally. |
| $\mathrm{AV}_{\text {CC }}$ | 29, 32, 42, 48, 52 | Power | Analog $\mathrm{V}_{\mathrm{CC}}$ (must connect to $\mathrm{V}_{\mathrm{CC}}$ on PC board). These pins connected internally. |
| NC | 1, 8, 11, 38, 39 | N/A | Leave open circuit, do not connect. |

These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

## Absolute Maximum Ratings ${ }^{(1)(2)(3)}$

| Supply Voltage ( $\mathrm{V}_{\mathrm{CC}}$ ) |  | 4.0 V |
| :---: | :---: | :---: |
| Enable Input Voltage (DE, $\overline{\mathrm{RE}}$ ) |  | -0.3 V to $\left(\mathrm{V}_{\mathrm{CC}}+0.3 \mathrm{~V}\right)$ |
| Driver Input Voltage ( $\mathrm{D}_{\text {IN }}$ ) |  | -0.3 V to ( $\left.\mathrm{V}_{\mathrm{CC}}+0.3 \mathrm{~V}\right)$ |
| Receiver Output Voltage ( $\mathrm{R}_{\text {OUT }}$ ) |  | -0.3 V to ( $\left.\mathrm{V}_{\mathrm{CC}}+0.3 \mathrm{~V}\right)$ |
| Bus Pin Voltage (DO/RI $\pm$ ) |  | -0.3 V to +3.9 V |
| ESD (HBM $1.5 \mathrm{k} \Omega$, 100 pF ) |  | $>4.5 \mathrm{kV}$ |
| Driver Short Circuit Duration |  | momentary |
| Receiver Short Circuit Duration |  | momentary |
| Maximum Package Power Dissipation at $25^{\circ} \mathrm{C}$ | LQFP | 1.74 W |
|  | Derate LQFP Package | $13.9 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ |
|  | $\theta_{\text {ja }}$ | $71.7^{\circ} \mathrm{C} / \mathrm{W}$ |
|  | $\theta_{\text {jc }}$ | $10.9^{\circ} \mathrm{C} / \mathrm{W}$ |
| Junction Temperature |  | $+150^{\circ} \mathrm{C}$ |
| Storage Temperature Range |  | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Lead Temperature (Soldering, 4 sec.) |  | $260^{\circ} \mathrm{C}$ |

(1) All currents into device pins are positive; all currents out of device pins are negative. All voltages are referenced to ground unless otherwise specified except $\mathrm{V}_{\mathrm{OD}}, \Delta \mathrm{V}_{\mathrm{OD}}$ and $\mathrm{V}_{\text {ID }}$.
(2) "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be ensured. They are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.
(3) If Military/Aerospace specified devices are required, please contact the Texas Instruments Sales Office/ Distributors for availability and specifications.

Recommended Operating Conditions

|  | Min | Max | Units |
| :--- | :---: | :---: | :---: |
| Supply Voltage (VCC) | 3.0 | 3.6 | V |
| Receiver Input Voltage | 0.0 | 2.4 | V |
| Operating Free Air Temperature | -40 | +85 | ${ }^{\circ} \mathrm{C}$ |
| Maximum Input Edge Rate $(20 \% \text { to } 80 \%)^{(1)}$ |  | $\Delta \mathrm{t} / \Delta \mathrm{V}$ |  |
| Data |  | 1.0 | $\mathrm{~ns} / \mathrm{V}$ |
| Control |  | 3.0 | $\mathrm{~ns} / \mathrm{V}$ |

(1) Generator waveforms for all tests unless otherwise specified: $f=25 \mathrm{MHz}, \mathrm{Z}_{\mathrm{O}}=50 \Omega, \mathrm{t}_{\mathrm{r}}, \mathrm{t}_{\mathrm{f}}=<1.0 \mathrm{~ns}(0 \%-100 \%)$. To ensure fastest propagation delay and minimum skew, data input edge rates should be equal to or faster than 1ns/V; control signals equal to or faster than $3 \mathrm{~ns} / \mathrm{V}$. In general, the faster the input edge rate, the better the AC performance.

## DC Electrical Characteristics

Over recommended operating supply voltage and temperature ranges unless otherwise specified ${ }^{(1)(2)}$

(1) All currents into device pins are positive; all currents out of device pins are negative. All voltages are referenced to ground unless otherwise specified except $\mathrm{V}_{\mathrm{OD}}, \Delta \mathrm{V}_{\mathrm{OD}}$ and $\mathrm{V}_{\text {ID }}$.
(2) All typicals are given for $\mathrm{V}_{\mathrm{CC}}=+3.3 \mathrm{~V}$ and $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise stated.
(3) The DS92LV090A functions within datasheet specification when a resistive load is applied to the driver outputs.
(4) Only one output at a time should be shorted, do not exceed maximum package power dissipation capacity.
(5) $\mathrm{V}_{\mathrm{OH}}$ failsafe terminated test performed with $27 \Omega$ connected between RI+ and RI- inputs. No external voltage is applied.

## AC Electrical Characteristics

Over recommended operating supply voltage and temperature ranges unless otherwise specified ${ }^{(1)}$

| Symbol | Parameter | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DIFFERENTIAL DRIVER TIMING REQUIREMENTS |  |  |  |  |  |  |
| tPHLD | Differential Prop. Delay High to Low ${ }^{(2)}$ | $\begin{aligned} & \mathrm{R}_{\mathrm{L}}=27 \Omega, \\ & \mathrm{Figure}^{2}, \text { Figure } 5, \\ & \mathrm{C}_{\mathrm{L}}=10 \mathrm{pF} \end{aligned}$ | 0.6 | 1.4 | 2.2 | ns |
| tPLHD | Differential Prop. Delay Low to High ${ }^{(2)}$ |  | 0.6 | 1.4 | 2.2 | ns |
| $\mathrm{t}_{\text {SKD1 }}$ | Differential Skew \|tpHLD-t $t_{\text {PLHD }}{ }^{(3)}$ |  |  | 80 |  | ps |
| $\mathrm{t}_{\text {SKD2 }}$ | Chip to Chip Skew ${ }^{(4)}$ |  |  |  | 1.6 | ns |
| $\mathrm{t}_{\text {SKD3 }}$ | Channel to Channel Skew ${ }^{(5)}$ |  |  | 0.25 | 0.45 | ns |
| $\mathrm{t}_{\text {TLH }}$ | Transition Time Low to High |  |  | 0.6 | 1.2 | ns |
| $\mathrm{t}_{\text {THL }}$ | Transition Time High to Low |  |  | 0.5 | 1.2 | ns |
| tPHZ | Disable Time High to Z | $\begin{aligned} & R_{L}=27 \Omega, \\ & \text { Figure 6, Figure } 7, \\ & C_{L}=10 \mathrm{pF} \end{aligned}$ |  | 3 | 8 | ns |
| tpLZ | Disable Time Low to Z |  |  | 3 | 8 | ns |
| $\mathrm{t}_{\text {PzH }}$ | Enable Time Z to High |  |  | 3 | 8 | ns |
| tPZL | Enable Time $Z$ to Low |  |  | 3 | 8 | ns |
| DIFFERENTIAL RECEIVER TIMING REQUIREMENTS |  |  |  |  |  |  |
| tPHLD | Differential Prop. Delay High to Low ${ }^{(2)}$ | Figure 8, Figure 9, $\mathrm{C}_{\mathrm{L}}=35 \mathrm{pF}$ | 1.6 | 2.4 | 3.2 | ns |
| tPLHD | Differential Prop Delay Low to High ${ }^{(2)}$ |  | 1.6 | 2.4 | 3.2 | ns |
| tsDK1 | Differential Skew \|t ${ }_{\text {PHLD }}$-tpLHD ${ }^{(3)}$ |  |  | 80 |  | ps |
| $\mathrm{t}_{\text {SDK2 }}$ | Chip to Chip Skew ${ }^{(4)}$ |  |  |  | 1.6 | ns |
| $\mathrm{t}_{\text {SDK3 }}$ | Channel to Channel Skew ${ }^{(5)}$ |  |  | 0.35 | 0.60 | ns |
| $\mathrm{t}_{\text {TLH }}$ | Transition Time Low to High |  |  | 1.5 | 2.5 | ns |
| $\mathrm{t}_{\text {THL }}$ | Transition Time High to Low |  |  | 1.5 | 2.5 | ns |
| $\mathrm{t}_{\text {PHZ }}$ | Disable Time High to Z | $\begin{aligned} & \mathrm{R}_{\mathrm{L}}=500 \Omega, \\ & \text { Figure 10, Figure 11, } \\ & \mathrm{C}_{\mathrm{L}}=35 \mathrm{pF} \end{aligned}$ |  | 4.5 | 10 | ns |
| tpLZ | Disable Time Low to Z |  |  | 3.5 | 8 | ns |
| $\mathrm{t}_{\text {PZH }}$ | Enable Time Z to High |  |  | 3.5 | 8 | ns |
| tpZL | Enable Time Z to Low |  |  | 3.5 | 8 | ns |

(1) Generator waveforms for all tests unless otherwise specified: $f=25 \mathrm{MHz}, \mathrm{Z}_{\mathrm{O}}=50 \Omega$, $\mathrm{t}_{\mathrm{r}}, \mathrm{t}_{\mathrm{f}}=<1.0 \mathrm{~ns}(0 \%-100 \%)$. To ensure fastest propagation delay and minimum skew, data input edge rates should be equal to or faster than $1 \mathrm{~ns} / \mathrm{V}$; control signals equal to or faster than $3 \mathrm{~ns} / \mathrm{V}$. In general, the faster the input edge rate, the better the AC performance.
(2) Propagation delays are specified by design and characterization.
(3) $t_{S K D 1}\left|t_{P H L D}-t_{P L H D}\right|$ is the worse case skew between any channel and any device over recommended operation conditions.
(4) Chip to Chip skew is the difference in differential propagation delay between any channels of any devices, either edge.
(5) Channel to Channel skew is the difference in driver output or receiver output propagation delay between any channels within a device, either edge.

## APPLICATIONS INFORMATION

General application guidelines and hints may be found in the following application notes: AN-808 (SNLA028), AN-903 (SNLA034), AN-971 (SNLA165), AN-977 (SNLA166), and AN-1108 (SNLA008).
There are a few common practices which should be implied when designing PCB for Bus LVDS signaling. Recommended practices are:

- Use at least 4 PCB board layer (Bus LVDS signals, ground, power and TTL signals).
- Keep drivers and receivers as close to the (Bus LVDS port side) connector as possible.
- Bypass each Bus LVDS device and also use distributed bulk capacitance between power planes. Surface mount capacitors placed close to power and ground pins work best. Two or three high frequency, multi-layer ceramic (MLC) surface mount ( $0.1 \mu \mathrm{~F}, 0.01 \mu \mathrm{~F}, 0.001 \mu \mathrm{~F}$ ) in parallel should be used between each $\mathrm{V}_{\mathrm{CC}}$ and ground. The capacitors should be as close as possible to the $\mathrm{V}_{\mathrm{CC}}$ pin.
- Multiple vias should be used to connect $\mathrm{V}_{C C}$ and Ground planes to the pads of the by-pass capacitors.
- In addition, randomly distributed by-pass capacitors should be used.
- Use the termination resistor which best matches the differential impedance of your transmission line.
- Leave unused Bus LVDS receiver inputs open (floating). Limit traces on unused inputs to $<0.5$ inches.
- Isolate TTL signals from Bus LVDS signals


## MEDIA (CONNECTOR or BACKPLANE) SELECTION:

- Use controlled impedance media. The backplane and connectors should have a matched differential impedance.

Table 1. Functional Table

| MODE SELECTED | DE | $\overline{\mathbf{R E}}$ |
| :---: | :---: | :---: |
| DRIVER MODE | H | H |
| RECEIVER MODE | L | L |
| TRI-STATE MODE | L | H |
| LOOP BACK MODE | H | L |

Table 2. Transmitter Mode

| INPUTS |  | OUTPUTS |  |
| :---: | :---: | :---: | :---: |
| DE | $\mathrm{D}_{\mathbf{I N}}$ | DO+ | DO- |
| $H$ | L | L | H |
| $H$ | H | H | L |
| $H$ | $0.8 \mathrm{~V}<\mathrm{D}_{\mathrm{IN}}<2.0 \mathrm{~V}$ | X | X |
| L | X | Z | Z |

Table 3. Receiver Mode ${ }^{(1)}$

| INPUTS |  | OUTPUT |
| :---: | :---: | :---: |
| $\overline{\mathrm{RE}}$ | $\mathbf{( R I +})-\mathbf{( R I -})$ |  |
| L | $\mathrm{L}(<-100 \mathrm{mV})$ | L |
| L | $\mathrm{H}(>+100 \mathrm{mV})$ | H |
| L | $-100 \mathrm{mV}<\mathrm{V}_{\mathrm{ID}}<+100 \mathrm{mV}$ | X |
| H | X | Z |

(1) $X=$ High or Low logic state
$\mathrm{L}=$ Low state
$Z=$ High impedance state
$\mathrm{H}=$ High state

## Test Circuits and Timing Waveforms



Figure 3. Differential Driver DC Test Circuit


Figure 4. Differential Driver Propagation Delay and Transition Time Test Circuit


Figure 5. Differential Driver Propagation Delay and Transition Time Waveforms


Figure 6. Driver TRI-STATE Delay Test Circuit


Figure 7. Driver TRI-STATE Delay Waveforms


Figure 8. Receiver Propagation Delay and Transition Time Test Circuit


Figure 9. Receiver Propagation Delay and Transition Time Waveforms


Figure 10. Receiver TRI-STATE Delay Test Circuit


Figure 11. Receiver TRI-STATE Delay Waveforms

## Typical Bus Application Configurations



Figure 12. Bi-Directional Half-Duplex Point-to-Point Applications


Figure 13. Multi-Point Bus Applications

## REVISION HISTORY

- Changed layout of National Data Sheet to TI format9
## PACKAGING INFORMATION

| Orderable Device | Status <br> (1) | Package Type | Package Drawing | Pins | Package Qty | Eco Plan <br> (2) | Lead/Ball Finish <br> (6) | MSL Peak Temp <br> (3) | Op Temp ( ${ }^{\circ} \mathrm{C}$ ) | Device Marking (4/5) | Samples |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DS92LV090ATVEH/NOPB | ACTIVE | LQFP | PM | 64 | 160 | Green (RoHS \& no $\mathrm{Sb} / \mathrm{Br}$ ) | CU SN | Level-3-260C-168 HR | -40 to 85 | $\begin{aligned} & \text { DS92LV090A } \\ & \text { TVEH } \end{aligned}$ | Samples |
| DS92LV090ATVEHX/NOPB | ACTIVE | LQFP | PM | 64 | 1000 | Green (RoHS \& no $\mathrm{Sb} / \mathrm{Br}$ ) | CU SN | Level-3-260C-168 HR | -40 to 85 | $\begin{aligned} & \text { DS92LV090A } \\ & \text { TVEH } \end{aligned}$ | Samples |

${ }^{(1)}$ The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but Tl does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
${ }^{(2)}$ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS \& no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.
TBD: The Pb-Free/Green conversion plan has not been defined.
Pb-Free (RoHS): Tl's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed $0.1 \%$ by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.
Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb -Free (RoHS compatible) as defined above.
Green (RoHS \& no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed $0.1 \%$ by weight in homogeneous material)
${ }^{(3)}$ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
${ }^{(4)}$ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
${ }^{(5)}$ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a " $\sim$ " will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
${ }^{(6)}$ Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents Tl's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

[^1]
## TAPE AND REEL INFORMATION


*All dimensions are nominal

| Device | Package <br> Type | Package <br> Drawing | Pins | SPQ | Reel <br> Diameter <br> $(\mathbf{m m})$ | Reel <br> Width <br> W1 <br> $(\mathbf{m m})$ | A0 <br> $(\mathbf{m m})$ | B0 <br> $(\mathbf{m m})$ | K0 <br> $(\mathbf{m m})$ | P1 <br> $(\mathbf{m m})$ | W <br> $(\mathbf{m m})$ | Pin1 <br> Quadrant |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SS92LV090ATVEHX/NOP <br> B | LQFP | PM | 64 | 1000 | 330.0 | 24.4 | 12.35 | 12.35 | 2.2 | 16.0 | 24.0 | Q2 |


*All dimensions are nominal

| Device | Package Type | Package Drawing | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PS92LV090ATVEHX/NOP <br> B | LQFP | PM | 64 | 1000 | 367.0 | 367.0 | 45.0 |



NOTES: A. All linear dimensions are in millimeters.
B. This drawing is subject to change without notice.
C. Falls within JEDEC MS-026
D. May also be thermally enhanced plastic with leads connected to the die pads.

## IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to Tl's terms and conditions of sale supplied at the time of order acknowledgment.
TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in Tl's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.
TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.
TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.
Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.
Resale of Tl components or services with statements different from or beyond the parameters stated by Tl for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.
Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.
In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, Tl's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.
No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.
Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have not been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.
TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

| Products |  | Applications |  |
| :---: | :---: | :---: | :---: |
| Audio | www.ti.com/audio | Automotive and Transportation | www.ti.com/automotive |
| Amplifiers | amplifier.ti.com | Communications and Telecom | www.ti.com/communications |
| Data Converters | dataconverter.ti.com | Computers and Peripherals | www.ti.com/computers |
| DLP® Products | www.dlp.com | Consumer Electronics | www.ti.com/consumer-apps |
| DSP | dsp.ti.com | Energy and Lighting | www.ti.com/energy |
| Clocks and Timers | www.ti.com/clocks | Industrial | www.ti.com/industrial |
| Interface | interface.ti.com | Medical | www.ti.com/medical |
| Logic | logic.ti.com | Security | www.ti.com/security |
| Power Mgmt | power.ti.com | Space, Avionics and Defense | www.ti.com/space-avionics-defense |
| Microcontrollers | $\underline{\text { microcontroller.ti.com }}$ | Video and Imaging | www.ti.com/video |
| RFID | www.ti-rfid.com |  |  |
| OMAP Applications Processors | www.ti.com/omap | TI E2E Community | e2e.ti.com |
| Wireless Connectivity | www.ti.com/wirelessco |  |  |

# Mouser Electronics 

Authorized Distributor

Click to View Pricing, Inventory, Delivery \& Lifecycle Information:

Texas Instruments:
DS92LV090ATVEH DS92LV090ATVEH/NOPB DS92LV090ATVEHX DS92LV090ATVEHX/NOPB


[^0]:    Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
    Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

[^1]:    In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis

